Gitiles
Code Review Sign In
gerrit.nordix.org / codeaurora / quic / qsdk / oss / boot / u-boot-2016 / d35ae5a938679bd7e18167faf79d0fb3c6639b51 / cpu / mpc85xx
  1. 2fc7eb0 Add secondary CPUs processor frequency for e500 core by Haiying Wang · 16 years ago
  2. 5f91ef6 85xx: Convert CONFIG_SYS_PCI*_IO_BASE to _IO_BUS for FSL boards by Kumar Gala · 16 years ago
  3. 10795f4 85xx: Convert CONFIG_SYS_{PCI*,RIO*}_MEM_BASE to _MEM_BUS for FSL boards by Kumar Gala · 16 years ago
  4. 9502643 Change DDR tlb start entry to CONFIG param for 85xx by Haiying Wang · 16 years ago
  5. ada591d mpc8[56]xx: Put localbus clock in sysinfo and gd by Trent Piepho · 16 years ago
  6. 446c381 mpc8568: Double local bus clock divider by Trent Piepho · 16 years ago
  7. f51f07e 85xx: Fix the boot window issue by Dave Liu · 16 years ago
  8. 181a365 Set IVPR to kenrel entry point in second core boot page by Haiying Wang · 16 years ago
  9. a5d212a mpc8xxx: LCRR[CLKDIV] is sometimes five bits by Trent Piepho · 16 years ago
  10. 58ec486 mpc8[56]xx: Put localbus clock in device tree by Trent Piepho · 16 years ago
  11. ecf5b98 85xx: Add support to populate addr map based on TLB settings by Kumar Gala · 16 years ago
  12. 561858e Update U-Boot's build timestamp on every compile by Peter Tyser · 16 years ago
  13. 9df5953 85xx: init gd as early as possible by Kumar Gala · 16 years ago
  14. aed461a 85xx: Fix relocation of CCSRBAR by Kumar Gala · 16 years ago
  15. 9427ccd 85xx: Add PORDEVSR_PCI1 define by Peter Tyser · 16 years ago
  16. a2cd50e 85xx: Add CPU 2 errata workaround to all 8548 boards by Peter Tyser · 16 years ago
  17. 0e8454e Moved initialization of QE Ethernet controller to cpu_eth_init() by Ben Warren · 16 years ago
  18. 3456a14 Moved initialization of FCC Ethernet controller to cpu_eth_init by Ben Warren · 16 years ago
  19. 62e15b4 Fix typo in cpu/mpc85xx/cpu.c by Ben Warren · 16 years ago
  20. ae5f943 85xx: Fix the incorrect register used for DDR erratum1 by Dave Liu · 16 years ago
  21. 0f060c3 85xx: Add basic e500mc core support by Kumar Gala · 16 years ago
  22. a38a5b6 85xx: Use CONFIG_SYS_CACHELINE_SIZE instead of magic number by Kumar Gala · 16 years ago
  23. 08ef89e Use strmhz() to format clock frequencies by Wolfgang Denk · 16 years ago
  24. f82642e Merge 'next' branch by Wolfgang Denk · 16 years ago
  25. 6856b3d 85xx if NUM_CPUS>1, print cpu number by Ed Swarthout · 16 years ago
  26. 0e17f02 Have u-boot pass stashing parameters into device tree by Andy Fleming · 16 years ago
  27. 54e091d 85xx: Export invalidate_{i,d}cache and add flush_dcache by Kumar Gala · 16 years ago
  28. 6d0f6bc rename CFG_ macros to CONFIG_SYS by Jean-Christophe PLAGNIOL-VILLARD · 16 years ago
  29. 42653b8 Revert "85xx: Using proper I2C source clock divider for MPC8544" by Kumar Gala · 16 years ago
  30. dffd244 85xx: Using proper I2C source clock divider for MPC8544 by Wolfgang Grandegger · 16 years ago
  31. c039111 Fix the incorrect DDR clk freq reporting on 8536DS by Jason Jin · 16 years ago
  32. bac6a1d 85xx: Remove setting of *cache-line-size in device trees by Kumar Gala · 16 years ago
  33. 5251469 Fix printf errors under -DDEBUG by Andrew Klossner · 16 years ago
  34. e0ff3d3 85xx: Ensure timebase is zero on secondary cores by Kumar Gala · 16 years ago
  35. 6cc64f9 Removed hardcoded MxMR loop value from upmconfig() for MPC85xx. by Sergei Poselenov · 16 years ago
  36. 75b9d4a Pass in tsec_info struct through tsec_initialize by Andy Fleming · 16 years ago
  37. 9cff444 mpc85xx: remove redudant code with lib_ppc/interrupts.c by Kumar Gala · 16 years ago
  38. ef50d6c mpc85xx: Add support for the MPC8536 by Kumar Gala · 16 years ago
  39. 129ba61 mpc85xx: Add support for the MPC8572DS reference board by Kumar Gala · 16 years ago
  40. 457caec FSL DDR: Remove old SPD support from cpu/mpc85xx by Kumar Gala · 16 years ago
  41. 2a6c2d7 FSL DDR: Add 85xx specific register setting by Kumar Gala · 16 years ago
  42. 6fb1b73 FSL DDR: Add e500 TLB helper for DDR code by Kumar Gala · 17 years ago
  43. 58e5e9a FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code. by Kumar Gala · 16 years ago
  44. ba37aa0 fdt: rework fdt_fixup_ethernet() to use env instead of bd_t by Kumar Gala · 16 years ago
  45. 902ca09 85xx: Rename CONFIG_NR_CPUS to CONFIG_NUM_CPUS by Kumar Gala · 16 years ago
  46. 1d28d48 Merge branch 'master' of git://git.denx.de/u-boot-mpc85xx by Wolfgang Denk · 16 years ago
  47. 73f15a0 85xx: Cleanup L2 cache size detection by Kumar Gala · 16 years ago
  48. 71074ab 8xxx-fdt: set ns16550 clock from CFG_NS16550_CLK, not bi_busfreq by Paul Gortmaker · 16 years ago
  49. 24ef76f Change the temp map to ROM to align addresses to page size. by Andrew Klossner · 16 years ago
  50. 06b4186 mpc85xx: use IS_E_PROCESSOR macro by Kim Phillips · 17 years ago
  51. 6b70ffb fdt: add crypto node handling for MPC8{3, 5}xxE processors by Kim Phillips · 17 years ago
  52. 348753d Fix some more printf() format problems. by Kumar Gala · 16 years ago
  53. dc4b0b3 Fix printf errors. by Andrew Klossner · 16 years ago
  54. 9692cab Merge branch 'master' of git://www.denx.de/git/u-boot-net by Wolfgang Denk · 16 years ago
  55. dd35479 Add mechanisms for CPU and board-specific Ethernet initialization by Ben Warren · 16 years ago
  56. e093a24 Coding Style Cleanup by Wolfgang Denk · 16 years ago
  57. 96026d4 Fix 4xx build issue by Anatolij Gustschin · 17 years ago
  58. 859a86a 85xx/86xx: Move to dynamic mgmt of LAWs by Kumar Gala · 17 years ago
  59. f060054 FSL LAW: Keep track of LAW allocations by Kumar Gala · 17 years ago
  60. 740280e Added the upmconfig() function for 85xx. by Sergei Poselenov · 17 years ago
  61. 6beecfb MPC85xx: Beautify boot output of L2 cache configuration by Wolfgang Grandegger · 17 years ago
  62. 730b2fc 85xx: Add setting of cache props in the device tree. by Kumar Gala · 17 years ago
  63. 4dbdb76 85xx: expose cpu identification by Kumar Gala · 17 years ago
  64. ee1e35b 85xx: Only use PORPLLSR[DDR_Ratio] on platforms that define it by Kumar Gala · 17 years ago
  65. 3b9519f MPC85xx: Change traps.c to not reference non-addressable memory by Becky Bruce · 17 years ago
  66. 0ad4770 Merge branch 'socrates' of /home/wd/git/u-boot/projects by Wolfgang Denk · 17 years ago
  67. 53677ef Big white-space cleanup. by Wolfgang Denk · 17 years ago
  68. 793670c Fixed reset for socrates by Sergei Poselenov · 17 years ago
  69. 70a0f81 85xx: Add -mno-spe to e500/85xx builds by Kumar Gala · 17 years ago
  70. 45239cf 85xx/86xx: Rename ext_refrec to timing_cfg_3 to match docs by Kumar Gala · 17 years ago
  71. cf6cc01 85xx: Additional fixes and cleanup of MP code by Kumar Gala · 17 years ago
  72. 022f121 85xx: Round up frequency calculations to get reasonable output by Kumar Gala · 17 years ago
  73. 0878af1 85xx: Fix size of cpu-release-addr property by Kumar Gala · 17 years ago
  74. 88353a9 Fix calculation of I2C clock for some 85xx chips by Timur Tabi · 17 years ago
  75. 97b3ecb 85xx: Fix detection of MP cpu spin up by Kumar Gala · 17 years ago
  76. f3e04bd 85xx: Use SVR_SOC_VER instead of SVR_VER by Kumar Gala · 17 years ago
  77. dd6c910 85xx: Add cpu_mp_lmb_reserve helper to reserve boot page by Kumar Gala · 17 years ago
  78. 79679d8 85xx: Update multicore boot mechanism to ePAPR v0.81 spec by Kumar Gala · 17 years ago
  79. a5af4b3 85xx: Fix merge duplication by Kumar Gala · 17 years ago
  80. a3e77fa 85xx: Speed up get_ddr_freq() and get_bus_freq() by James Yang · 17 years ago
  81. e9ea679 85xx: Show DDR memory data rate in addition to the memory clock frequency. by James Yang · 17 years ago
  82. 591933c 85xx: get_tbclk() speed up and rounding fix by James Yang · 17 years ago
  83. 1ced121 Update SVR numbers to expand support by Andy Fleming · 17 years ago
  84. 7aff0c0 85xx: Added support for multicore boot mechanism by Kumar Gala · 17 years ago
  85. ec2b74f 85xx: Added support for multicore boot mechanism by Kumar Gala · 17 years ago
  86. f69766e 85xx: Add the concept of CFG_CCSRBAR_PHYS by Kumar Gala · 17 years ago
  87. 2b22fa4 85xx: Don't icbi when unlocking the cache by Kumar Gala · 17 years ago
  88. 534ea6b Fix source for ECM error IVPR by Andy Fleming · 17 years ago
  89. 21fae8b Invalidate INIT_RAM TLB mappings by Andy Fleming · 17 years ago
  90. 943afa2 85xx, 86xx: Determine I2C clock frequencies and store in global_data by Timur Tabi · 17 years ago
  91. e7670f6 PPC: Use r2 instead of r29 as global data pointer by Wolfgang Denk · 17 years ago
  92. f57d7d3 ppc: Refactor cache routines, so there is only one common set. by Rafal Jaworowski · 17 years ago
  93. 69018ce QE: Move FDT support into a common file by Kumar Gala · 17 years ago
  94. 865f0f9 Coding Style Cleanup; update CHANGELOG by Wolfgang Denk · 17 years ago
  95. 7dc358b 85xx: Get ride of old TLB setup code by Kumar Gala · 17 years ago
  96. 8716318 85xx: Reworked initial processor init by Kumar Gala · 17 years ago
  97. 44a23cf 85xx: Introduce new tlb API by Kumar Gala · 17 years ago
  98. 54a5070 85xx: Remove old style of LAW init by Kumar Gala · 17 years ago
  99. 83d40df 85xx: Move LAW init code into C by Kumar Gala · 17 years ago
  100. 17a41e4 Add QE brg freq and correct qe bus freq fdt update code by Kim Phillips · 17 years ago