blob: 9c739eafe95c48a111721e9539907ee8bd8b95a4 [file] [log] [blame]
Kyle Swenson8d8f6542021-03-15 11:02:55 -06001/* linux/arch/arm/mach-s3c6400/include/mach/dma.h
2 *
3 * Copyright 2008 Openmoko, Inc.
4 * Copyright 2008 Simtec Electronics
5 * Ben Dooks <ben@simtec.co.uk>
6 * http://armlinux.simtec.co.uk/
7 *
8 * S3C6400 - DMA support
9 */
10
11#ifndef __ASM_ARCH_DMA_H
12#define __ASM_ARCH_DMA_H __FILE__
13
14#define S3C64XX_DMA_CHAN(name) ((unsigned long)(name))
15
16/* DMA0/SDMA0 */
17#define DMACH_UART0 "uart0_tx"
18#define DMACH_UART0_SRC2 "uart0_rx"
19#define DMACH_UART1 "uart1_tx"
20#define DMACH_UART1_SRC2 "uart1_rx"
21#define DMACH_UART2 "uart2_tx"
22#define DMACH_UART2_SRC2 "uart2_rx"
23#define DMACH_UART3 "uart3_tx"
24#define DMACH_UART3_SRC2 "uart3_rx"
25#define DMACH_PCM0_TX "pcm0_tx"
26#define DMACH_PCM0_RX "pcm0_rx"
27#define DMACH_I2S0_OUT "i2s0_tx"
28#define DMACH_I2S0_IN "i2s0_rx"
29#define DMACH_SPI0_TX S3C64XX_DMA_CHAN("spi0_tx")
30#define DMACH_SPI0_RX S3C64XX_DMA_CHAN("spi0_rx")
31#define DMACH_HSI_I2SV40_TX "i2s2_tx"
32#define DMACH_HSI_I2SV40_RX "i2s2_rx"
33
34/* DMA1/SDMA1 */
35#define DMACH_PCM1_TX "pcm1_tx"
36#define DMACH_PCM1_RX "pcm1_rx"
37#define DMACH_I2S1_OUT "i2s1_tx"
38#define DMACH_I2S1_IN "i2s1_rx"
39#define DMACH_SPI1_TX S3C64XX_DMA_CHAN("spi1_tx")
40#define DMACH_SPI1_RX S3C64XX_DMA_CHAN("spi1_rx")
41#define DMACH_AC97_PCMOUT "ac97_out"
42#define DMACH_AC97_PCMIN "ac97_in"
43#define DMACH_AC97_MICIN "ac97_mic"
44#define DMACH_PWM "pwm"
45#define DMACH_IRDA "irda"
46#define DMACH_EXTERNAL "external"
47#define DMACH_SECURITY_RX "sec_rx"
48#define DMACH_SECURITY_TX "sec_tx"
49
50enum dma_ch {
51 DMACH_MAX = 32
52};
53
54#include <linux/amba/pl08x.h>
55
56#endif /* __ASM_ARCH_IRQ_H */